The paper describes how, with a SOPC (System on a Programmable Chip) architecture embedded with a 32-Bit NIOS-II, a Layer 2 Ethernet switch can be implemented in a FPGA (Field Programmable Gate Array) ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback